{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:59:26Z","timestamp":1754153966971,"version":"3.41.2"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601906","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T11:14:39Z","timestamp":1219317279000},"page":"224-229","source":"Crossref","is-referenced-by-count":5,"title":["Improving the reliability of on-chip L2 cache using redundancy"],"prefix":"10.1109","author":[{"given":"K.","family":"Bhattacharya","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, 33620 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, 33620 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Ranganathan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, 33620 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"ref12","article-title":"An integrated cache timing and power model","author":"reinman","year":"1999","journal-title":"Compaq WRL Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.568829"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref6","first-page":"61","article-title":"Scaling trends of cosmic ray induced soft errors in static latchesbeyond 0.18?","author":"karnik","year":"2001","journal-title":"VLSI Circuits Symp Digest"},{"key":"ref5","first-page":"281","article-title":"In-register duplication: Exploiting narrow-width value for improving register file reliability","volume":"0","author":"hu","year":"2006","journal-title":"Proc of the Intl Conf on Dependable Systems and Networks"},{"key":"ref8","article-title":"Reduced resource redundancy for concurrent error detection techniques in high performance microprocessors","author":"kumar","year":"2006","journal-title":"Proc of HPCA"},{"key":"ref7","article-title":"Area efficient architectures for information integrity in cache memories","author":"kim","year":"1999","journal-title":"Proc of ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997876"},{"key":"ref9","first-page":"11","article-title":"Eager writeback-a technique for improving bandwidth utilization","author":"lee","year":"2000","journal-title":"Proc Int Symp Microarchitecture"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","start":{"date-parts":[[2007,10,7]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601906.pdf?arnumber=4601906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T18:35:41Z","timestamp":1753295741000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4601906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601906","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}