{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:03:52Z","timestamp":1725750232231},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601920","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T15:14:39Z","timestamp":1219331679000},"page":"325-332","source":"Crossref","is-referenced-by-count":4,"title":["Improving the reliability of on-chip data caches under process variations"],"prefix":"10.1109","author":[{"family":"Wei Wu","sequence":"first","affiliation":[{"name":"Dept. of Computer Science, Univ. of Calif., Riverside, 92521, USA"}]},{"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[{"name":"Dept. of Electrical engineering, Univ. of Calif., Riverside, 92521, USA"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"ECE Department, Univ. of Pittsburgh, 15260, USA"}]},{"family":"Shih-Lien Lu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR 97124, USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630243"},{"journal-title":"International Technology Roadmap for Semiconductors","article-title":"Semiconductor industry association","year":"2003","key":"ref11"},{"key":"ref12","article-title":"Optimizing the thermal behavior of sub-arrayed data caches","author":"john","year":"2005","journal-title":"International Conference on Computer-Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1179461.1179464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"article-title":"Thermal management of on-chip caches through power density minimization","year":"2005","author":"ku","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1145\/1165573.1165636","article-title":"Process variation aware cache leakage management","author":"meng","year":"2006","journal-title":"Proceedings of the 2006 International Symposium on Low Power Electronics and Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346504"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"journal-title":"Proc 31st Annu Int Symp Comput Arch (ISCA)","article-title":"The case for microarchitectural awareness of lifetime reliability","year":"2004","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IWSTM.2000.869312"},{"key":"ref6","first-page":"338","article-title":"Parameter variations and impact on circuits and microarchitecture","year":"2003","journal-title":"Proc Design Automation Conf (DAC 03)"},{"key":"ref5","first-page":"639","article-title":"Fast thermal simulation for architecture level dynamic thermal management","year":"2005","journal-title":"(ICCAD)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"ref7","first-page":"395","article-title":"Chippower: an architecture-level leakage simulator","year":"2004","journal-title":"Proceeding of IEEE International SOC Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319673"},{"journal-title":"SimpleScalar Tools","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996572"},{"key":"ref20","article-title":"A case for thermal-aware floorplanning at the microarchitectural level","author":"sankaranarayanan","year":"2005","journal-title":"Journal of Instruction-Level Parallelism"},{"journal-title":"CACTI 3 0 An integrated cache timing power and area model","year":"2001","author":"shivakumar","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref23","first-page":"520","article-title":"Exploiting structural duplication for lifetime reliability enhancement","author":"srinivasan","year":"2005","journal-title":"ISCA"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","start":{"date-parts":[[2007,10,7]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601920.pdf?arnumber=4601920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T17:34:34Z","timestamp":1713807274000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4601920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601920","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}