{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:44:59Z","timestamp":1725533099650},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601939","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T15:14:39Z","timestamp":1219331679000},"page":"456-463","source":"Crossref","is-referenced-by-count":4,"title":["Fast power network analysis with multiple clock domains"],"prefix":"10.1109","author":[{"family":"Wanping Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ling Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rui Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"He Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhi Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lew Chua-Eoan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rajeev Murgai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Toshiyuki Shibuya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Nuriyoki Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Kuan Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/61.772353"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"ref6","first-page":"113","article-title":"Deterministic clock gating for microprocessor power reduction","author":"li","year":"2003","journal-title":"Int Symp on High-Performance Computer Architecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065627"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855295"},{"key":"ref7","first-page":"509","article-title":"Full-chip vectorless dynamic power integrity analysis and verification against 100uV\/100ps-resolution measurement","author":"lin","year":"2004","journal-title":"IEEE Custom Integrated Circuit Conf"},{"key":"ref2","article-title":"Incremental singular value decomposition of uncertain data with missing values","author":"brand","year":"2002","journal-title":"European Conf on Computer Vision"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118488"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896519"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","start":{"date-parts":[[2007,10,7]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601939.pdf?arnumber=4601939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:43:31Z","timestamp":1489679011000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4601939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601939","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}