{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:33:35Z","timestamp":1742384015217},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601940","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T11:14:39Z","timestamp":1219317279000},"page":"464-471","source":"Crossref","is-referenced-by-count":9,"title":["Statistical simulation of chip multiprocessors running multi-program workloads"],"prefix":"10.1109","author":[{"given":"Davy","family":"Genbrugge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIMSYM.2002.1000093"},{"key":"ref11","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620799"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2007.4362195"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291355"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref3","article-title":"Modeling superscalar processors via statistical simulation","author":"carl","year":"1998","journal-title":"PAID held with ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953285"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref8","article-title":"Memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces","author":"genbrugge","year":"2007","journal-title":"IEEE Transactions on Computers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430562"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430560"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953284"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","start":{"date-parts":[[2007,10,7]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601940.pdf?arnumber=4601940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:35:17Z","timestamp":1489664117000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4601940\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601940","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}