{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:19Z","timestamp":1773246859702,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601943","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T11:14:39Z","timestamp":1219317279000},"page":"488-495","source":"Crossref","is-referenced-by-count":10,"title":["Limits on voltage scaling for caches utilizing fault tolerant techniques"],"prefix":"10.1109","author":[{"given":"Mohammad A.","family":"Makhzan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Khajeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Eltawil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Process variation in Embedded Memories: Failure Analysis and Variation Aware Architecture","volume":"40","author":"argawal","year":"2005","journal-title":"IEEE JSSC"},{"key":"ref11","year":"0"},{"key":"ref12","article-title":"The Limit of Dynamic Voltage Scaling and Insomnic Dynamic Voltage Scaling","volume":"13","author":"zahi","year":"2005","journal-title":"IEEE Trans VLSI"},{"key":"ref13","year":"0"},{"key":"ref14","year":"0"},{"key":"ref15","year":"0"},{"key":"ref16","article-title":"Modeling of failure probability and statistical design of sram array for yield enhancement in nano-scaled cmos","author":"mahmoodi","year":"2003","journal-title":"IEEE Trans CAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref18","year":"0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.53"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(95)00004-8"},{"key":"ref3","article-title":"A Cache Defect Aware Code Placement Algorithm for improving the performance of Processes","author":"ishihara","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124781"},{"key":"ref8","first-page":"52","article-title":"A Fault-Tolerant Multiprocessor Cache Memory","author":"luo","year":"1994","journal-title":"Proc IEEE Intern Workshop Memory Technology Design and Testing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.210168"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref1","article-title":"Exploring High Bandwidth Cashe Architecture for Scaled Technology","author":"agarwal","year":"0","journal-title":"Proc DATE'03"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.126538"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","location":"Lake Tahoe, CA, USA","start":{"date-parts":[[2007,10,7]]},"end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601943.pdf?arnumber=4601943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:17:27Z","timestamp":1489663047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4601943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601943","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}