{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:02:03Z","timestamp":1729620123618,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751835","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T15:27:15Z","timestamp":1232465235000},"page":"21-26","source":"Crossref","is-referenced-by-count":3,"title":["Power-state-aware buffered tree construction"],"prefix":"10.1109","author":[{"given":"Iris Hui-Ru","family":"Jiang","sequence":"first","affiliation":[]},{"family":"Ming-Hua Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357996"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065709"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353636"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233579"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337502"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337500"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518181"},{"journal-title":"How to architect design implement and verify low-power digital integrated circuits","year":"2007","author":"eliopoulos","key":"10"},{"key":"7","doi-asserted-by":"crossref","first-page":"887","DOI":"10.1145\/1278480.1278698","article-title":"a provably good approximation algorithm for power optimization using multiple supply voltages","author":"hung-yi liu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.851998"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1535\/itj.1002.03","article-title":"power and thermal management in the intel core duo processor","volume":"10","author":"naveh","year":"2006","journal-title":"Intel Technol J"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219096"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751835.pdf?arnumber=4751835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T11:56:30Z","timestamp":1497786990000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751835","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}