{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T08:28:25Z","timestamp":1745396905195},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751853","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T15:27:15Z","timestamp":1232465235000},"page":"142-149","source":"Crossref","is-referenced-by-count":29,"title":["Design of application-specific 3D Networks-on-Chip architectures"],"prefix":"10.1109","author":[{"given":"Shan","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bill","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"17","article-title":"design and fabrication of 3d microprocessor","author":"morrow","year":"2007","journal-title":"Proc Materials Res Soc Symp"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.26"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/IEDM.2000.904284","article-title":"three-dimensional shared memory fabricated using wafer stacking technology","author":"lee","year":"2000","journal-title":"IEDM Technical Digest"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810465"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466143"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554447"},{"key":"22","article-title":"thermal-aware steiner routing for 3d stacked ics","author":"pathak","year":"2007","journal-title":"ICCAD"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"24","article-title":"tightly-coupled multi-layer topologies for 3-d nocs","author":"matsutani","year":"2007","journal-title":"ICPP"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"year":"0","key":"26"},{"key":"27","article-title":"a detailed router based on incremental routing modifications: mighty","author":"shin","year":"1987","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510536"},{"key":"29","article-title":"low-power repeaters driving rc and rlc interconnects with delay and bandwidth constraints","author":"chen","year":"2006","journal-title":"IEEE Trans on VLSI Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"10","article-title":"custom networks-on-chip architectures with multicast routing","author":"yan","year":"2008","journal-title":"IEEE Transactions on VLSI Systems"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.139"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2006.871762","article-title":"linear-programmingbased techniques for synthesis of network-on-chip architectures","author":"srinivasan","year":"2006","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"32","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"MICRO-27"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"year":"2007","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"9","article-title":"application-specific network-on-chip architecture synthesis based on set partitions and steiner trees","author":"yan","year":"2008","journal-title":"ASPDAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751853.pdf?arnumber=4751853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T11:56:31Z","timestamp":1497786991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751853","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}