{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:47:40Z","timestamp":1725616060092},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751875","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:27:15Z","timestamp":1232483235000},"page":"286-293","source":"Crossref","is-referenced-by-count":5,"title":["Efficiency of thread-level speculation in SMT and CMP architectures - performance, power and thermal perspective"],"prefix":"10.1109","author":[{"given":"Venkatesan","family":"Packirisamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yangchun Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei-Lung Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Pen-Chung Yew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tin-Fook Ngai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"compiler techniques for thread-level speculation","year":"2007","author":"wang","key":"19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"journal-title":"Orion A power-performance simulator for interconnection networks","year":"2002","author":"wang","key":"17"},{"key":"18","article-title":"an improved block-based thermal model in hotspot 4.0 with granularity considerations","author":"huang","year":"2007","journal-title":"Workshop on Duplicating Deconstructing and Debunking in conjunction with the 34th International Symposium on Computer Architecture (ISCA)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"16","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"13","first-page":"322","author":"lo","year":"1997","journal-title":"Converting Thread-Level Parallelism Into Instruction-Level Parallelism via Simultaneous Multithreading"},{"key":"14","article-title":"transistor count and chip-space estimation of simplescalar-based microprocessor models","author":"marc","year":"2001","journal-title":"Workshop on Complexity-Effective Design in conjunction with the 28th International Symposium on Computer Architecture"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2006.17"},{"key":"21","first-page":"57","article-title":"data dependence profiling for speculative optimizations","author":"chen","year":"2004","journal-title":"9th Intl Conf on Compiler Construction (CC)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502254"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/11945918_19","article-title":"supporting speculative multithreading on simultaneous multithreaded processors","author":"packirisamy","year":"2006","journal-title":"12th International Conference on High Performance Computing HiPC'2006"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859624"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605416","article-title":"compiler optimization of scalar value communication between speculative threads","author":"zhai","year":"2002","journal-title":"10th Int'l Conference on Architectural Support for Programming Languages and Operating Systems (ASP-LOS X)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.16"},{"key":"5","article-title":"performance, energy, and thermal considerations for smt and cmp architectures","author":"li","year":"2005","journal-title":"11th International Symposium on High-Performance Computer Architecture (HPCA-11)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006238"},{"key":"9","article-title":"loop selection for thread-level speculation","author":"wang","year":"2005","journal-title":"The 18th International Workshop on Languages and Compilers for Parallel Computing"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281662"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751875.pdf?arnumber=4751875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T15:56:30Z","timestamp":1497801390000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751875","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}