{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:51:23Z","timestamp":1729619483216,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751884","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:27:15Z","timestamp":1232483235000},"page":"348-355","source":"Crossref","is-referenced-by-count":23,"title":["Post-silicon verification for cache coherence"],"prefix":"10.1109","author":[{"given":"Andrew","family":"DeOrio","sequence":"first","affiliation":[]},{"given":"Adam","family":"Bauserman","sequence":"additional","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346193"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209938"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general executiondriven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.238683"},{"journal-title":"Intel Core 2 Duo and Intel Core 2 Solo Processor for Intel Centrino Duo Processor Technology Specification Update","year":"2007","key":"1"},{"key":"10","article-title":"dynamic verification of cache coherence protocols","author":"cantin","year":"2001","journal-title":"Proc ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022921522163"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45319-9_7","article-title":"automatic deductive verification with invisible invariants","author":"pnueli","year":"2001","journal-title":"Lecture Notes in Computer Science"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276232"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/248621.248624"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/54.57906"},{"key":"8","article-title":"exact and efficient verification of parameterized cache coherence protocols","author":"emerson","year":"2003","journal-title":"Proc CHARME"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751884.pdf?arnumber=4751884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,9]],"date-time":"2024-03-09T09:07:13Z","timestamp":1709975233000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751884","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}