{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:06:48Z","timestamp":1725552408205},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751893","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:27:15Z","timestamp":1232483235000},"page":"410-415","source":"Crossref","is-referenced-by-count":2,"title":["Conversion driven design of binary to mixed radix circuits"],"prefix":"10.1109","author":[{"given":"Ashur","family":"Rafiev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julian P.","family":"Murphy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danil","family":"Sokolov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73094-1_30"},{"key":"15","article-title":"system timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.25"},{"journal-title":"3GPP Technical Specification 35 202","year":"2001","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233533"},{"key":"11","article-title":"investigating gate grouping algorithms for mixed radix conversion","author":"rafiev","year":"2008","journal-title":"Tech Rep"},{"journal-title":"Specification for the Advanced Encryption Standard (AES)","year":"2001","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.88"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1109\/ASYNC.2003.1199173","article-title":"delay- insensitive, point-to-point interconnect using m-of-n codes","author":"bainbridge","year":"2003","journal-title":"Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems (ASYNC'03)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"},{"key":"7","article-title":"mvsis","author":"gao","year":"2001","journal-title":"Notes of the International Workshop on Logic Synthesis"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1109\/ASYNC.2002.1000311","article-title":"improving smart card security using self-timed circuits","author":"moore","year":"2002","journal-title":"Asynchronous Circuits and Systems 2002 Proceedings Eighth International Symposium on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319914"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.29"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751893.pdf?arnumber=4751893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T15:56:30Z","timestamp":1497801390000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751893","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}