{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:33:56Z","timestamp":1730234036639,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751901","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T15:27:15Z","timestamp":1232465235000},"page":"457-462","source":"Crossref","is-referenced-by-count":0,"title":["Pre-Si estimation and compensation of SRAM layout deficiencies to achieve target performance and yield"],"prefix":"10.1109","author":[{"given":"Aditya","family":"Bansal","sequence":"first","affiliation":[]},{"given":"Rama N.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[]},{"family":"Geng Han","sequence":"additional","affiliation":[]},{"family":"Fook-Luen Heng","sequence":"additional","affiliation":[]},{"family":"Ching-Te Chuang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1117\/12.601842"},{"key":"2","article-title":"context specific leakage and delay analysis of 65-nm standard cell library for lithography induced variability","author":"tsien","year":"2007","journal-title":"SPIE"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229167"},{"key":"1","first-page":"85","article-title":"a methodology to analyze circuit impact of process-related mosfet geometry","author":"balasinski","year":"2004","journal-title":"SPIE"},{"key":"7","article-title":"evaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for onchip caches","author":"ye","year":"2006","journal-title":"ISCAS"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.994983"},{"journal-title":"Fundamentals of Modern VLSI Devices","year":"2001","author":"taur","key":"5"},{"key":"4","article-title":"modeling of non-uniform device geometries for post-lithography circuit analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"SPIE"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751901.pdf?arnumber=4751901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:12:57Z","timestamp":1489763577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751901\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751901","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}