{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:34:02Z","timestamp":1730234042577,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751915","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:27:15Z","timestamp":1232483235000},"page":"551-556","source":"Crossref","is-referenced-by-count":1,"title":["SynECO: Incremental technology mapping with constrained placement and fast detail routing for predictable timing improvement"],"prefix":"10.1109","author":[{"given":"Anuj","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tai-Hsuan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azadeh","family":"Davoodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.920682"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382665"},{"key":"12","first-page":"341","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"Proc DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055167"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774653"},{"key":"1","first-page":"573","volume":"95","author":"alpert","year":"2007","journal-title":"Techniques for fast physical synthesis"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353653"},{"key":"7","first-page":"224","article-title":"addressing the timing closure problem by integrating logic optimization and placement","author":"gosti","year":"2001","journal-title":"Proc ICCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998370"},{"key":"5","first-page":"31","article-title":"concurrent logic restructuring and placement for timing closure","author":"lou","year":"1999","journal-title":"Proc ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055166"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.01.004"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357977"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751915.pdf?arnumber=4751915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:30:02Z","timestamp":1489764602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751915","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}