{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:34:02Z","timestamp":1730234042856,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751922","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:27:15Z","timestamp":1232483235000},"page":"599-604","source":"Crossref","is-referenced-by-count":1,"title":["Issue system protection mechanisms"],"prefix":"10.1109","author":[{"given":"Pedro","family":"Chaparro","sequence":"first","affiliation":[]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Carretero","sequence":"additional","affiliation":[]},{"given":"Xavier","family":"Vera","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609436"},{"key":"17","article-title":"cacti 3.0: an integrated cache timing, power, and area model","volume":"2","author":"shivakumar","year":"2001"},{"article-title":"computer processor having a checker","year":"2001","author":"merchant","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.15"},{"key":"16","article-title":"a sub-1w to 2w low-power ia processor for mobile internet devices and ultra-mobile pcs in 45nm high-k metal-gate cmos","author":"gerosa","year":"2008","journal-title":"Proc 2005 IEEE Solid-State Circuits Conf"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612253"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"6","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751922.pdf?arnumber=4751922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T19:30:04Z","timestamp":1489779004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751922","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}