{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:41:12Z","timestamp":1729654872984,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751936","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T15:27:15Z","timestamp":1232465235000},"page":"693-698","source":"Crossref","is-referenced-by-count":2,"title":["Ring data location prediction scheme for Non-Uniform Cache Architectures"],"prefix":"10.1109","author":[{"given":"Sayaka","family":"Akioka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feihui","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konrad","family":"Malkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Padma","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mary Jane","family":"Irwin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136509","article-title":"cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"Proc Int Symp Computer Architecture"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086328"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"21","first-page":"10","article-title":"enhancing l2 organization for cmps with a center cell","author":"liu","year":"0","journal-title":"Parallel and Distributed Processing Symposium 2006 IPDPS 2006 20th International"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.6"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086333"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347970"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1134004"},{"key":"27","first-page":"1","article-title":"efficient synchronization for nonuniform communication architectures","author":"radovic?","year":"2002","journal-title":"Supercomputing '02 Proceed- ings of the 2002 ACM\/IEEE conference on Supercomputing"},{"key":"3","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1145\/1150019.1136515","article-title":"interconnect-aware coherence protocols for chip multiprocessors","volume":"34","author":"cheng","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"article-title":"cacti 4.0","year":"2006","author":"tarjan","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250708"},{"key":"6","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1145\/1248377.1248398","article-title":"proximity-aware directorybased coherence for multi-core processor architectures","author":"brown","year":"2007","journal-title":"Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures - SPAA 07 SPAA 07"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250680"},{"key":"4","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in memory","author":"li","year":"2006","journal-title":"Proceedings of the 20th annual International Symposium on Computer Architecture ISCA"},{"journal-title":"Virtutech Simics","year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751936.pdf?arnumber=4751936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T11:56:33Z","timestamp":1497786993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751936\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751936","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}