{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:49Z","timestamp":1763467909987},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/iccd.2008.4751937","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:27:15Z","timestamp":1232483235000},"page":"699-706","source":"Crossref","is-referenced-by-count":12,"title":["ZZ-HVS: Zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits"],"prefix":"10.1109","author":[{"given":"Houman","family":"Homayoun","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Makhzan","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381702"},{"key":"13","article-title":"gated vdd: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Proc IEEE ISLPED"},{"key":"14","first-page":"473","author":"agarawal","year":"2002","journal-title":"A Data Retention Gated-Ground Cache for Low Power"},{"journal-title":"Simplescalar tutorial","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825235"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"journal-title":"CACTI","year":"0","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886398"},{"key":"25","article-title":"gated-vdd: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"IEEE-ISLPED"},{"key":"26","first-page":"293","article-title":"a low power sram using auto-backgate-controlled mtcmos","author":"nii","year":"1998","journal-title":"ISLPED"},{"key":"27","article-title":"sleepy keeper: a new approach to lowleakage power vlsi design","author":"kim","year":"2006","journal-title":"VLSI-SoC"},{"year":"0","key":"28"},{"journal-title":"On the limits of leakage power reduction in caches","year":"2005","author":"meng","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2005.1388765"},{"journal-title":"Total leakage optimization strategies for multi-level caches in Proc ACM Great Lakes symposium on VLSI","year":"2005","author":"bai","key":"2"},{"key":"10","article-title":"on the use of microarchitecture-driven dynamic voltage scaling","author":"marculescu","year":"2000","journal-title":"Workshop on Complexity-Effective Design"},{"journal-title":"Fast Speculative Address Genera-tion and Way Caching for Reducing L1 Data Cache Energy","year":"2006","author":"nicolaescu","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253180","article-title":"vsv: l2-miss-driven variable supply-voltage scaling for low power","author":"li","year":"2003","journal-title":"International Symposium on Microarchitecture"},{"journal-title":"Platform 2015 Intel\ufffd Processor and platform evolution for the next decade Intel Technology Magazine","year":"2005","author":"borkar","key":"5"},{"key":"31","article-title":"zigzag super cut-off cmos (zsccmos) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era","author":"min","year":"2003","journal-title":"ISSCC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"9","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1145\/277044.277180","article-title":"MTCMOS hierarchical sizing based on mutual exclusive discharge patterns","author":"kao","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870763"}],"event":{"name":"2008 IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2008,10,12]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2008,10,15]]}},"container-title":["2008 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740204\/4751825\/04751937.pdf?arnumber=4751937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T15:56:30Z","timestamp":1497801390000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iccd.2008.4751937","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}