{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:50:56Z","timestamp":1725781856647},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413108","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T18:35:32Z","timestamp":1266431732000},"page":"505-510","source":"Crossref","is-referenced-by-count":10,"title":["A radiation tolerant Phase Locked Loop design for digital electronics"],"prefix":"10.1109","author":[{"given":"Rajesh","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay","family":"Karkala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Garg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tanuj","family":"Jindal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511817281"},{"year":"0","key":"ref31"},{"article-title":"HSPICE user's manual","year":"0","author":"meta-software","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.42"},{"key":"ref12","article-title":"A delay-efficient radiation-hard digital design approach using CWSP elements","author":"nagpal","year":"2008","journal-title":"DATE"},{"key":"ref13","article-title":"An SEU immune logic family","author":"canaris","year":"1991","journal-title":"Proceedings 3th NASA Symposium on VLSI Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/23.124134"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/23.211353"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493087"},{"key":"ref17","first-page":"546","article-title":"SEU error rates in advanced digital CMOS","author":"massengill","year":"1993","journal-title":"Proc Second European Conference on Radiation and its Effects on Components and Systems"},{"key":"ref18","article-title":"Rad-hard\/hi-rel fpga","author":"wang","year":"1997","journal-title":"Proc of the Third ESA Electronic Components Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.54"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.908166"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.886203"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751834"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147105"},{"article-title":"Radiation-hardened silicon-on-insulator CMOS device, and method of making the same","year":"2003","author":"cable","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","article-title":"Gate sizing to radiation harden combinational logic","author":"zhou","year":"2006","journal-title":"Proceedings Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1981.4335656"},{"key":"ref9","first-page":"310","article-title":"Transistor sizing for radiation hardening","author":"zhou","year":"2004","journal-title":"Proc International Reliability Physics Symposium"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/23.340539"},{"key":"ref22","article-title":"SEU mitigation techniques for Virtex FPGAs in space applicaions","author":"carmichael","year":"1999","journal-title":"Proc International Conference on Military and Aerospace Programmable Logic Devices"},{"key":"ref21","article-title":"Single-event upsets in SRAM FPGAs","author":"caffrey","year":"2002","journal-title":"Proc International Conference on Military and Aerospace Programmable Logic Devices"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867224"},{"key":"ref23","first-page":"719","article-title":"Fast timing simulation of transient faults in digital circuits","author":"- dharchoudhury","year":"1994","journal-title":"Proc IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref26","article-title":"RH1020 Single Event Clock Upset Summary Report","author":"katz","year":"1998","journal-title":"Actel Corporation Tech Rep"},{"key":"ref25","article-title":"Scaling and technology issues for soft error rate","author":"johnston","year":"2000","journal-title":"Proc Annual Research Conference on Reliability"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413108.pdf?arnumber=5413108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:56:06Z","timestamp":1497848166000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413108","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}