{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:30:50Z","timestamp":1729614650388,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413111","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"498-504","source":"Crossref","is-referenced-by-count":12,"title":["3D simulation and analysis of the radiation tolerance of voltage scaled digital circuit"],"prefix":"10.1109","author":[{"given":"Rajesh","family":"Garg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2003.1221097"},{"key":"ref32","first-page":"215","article-title":"CMOS devices below 0.1 um: How high will performance go?","author":"taur","year":"1997","journal-title":"Electron Devices Meeting 2004 IEDM Technical Digest IEEE International"},{"key":"ref31","article-title":"Using simulation for characterize high performance 65nm node planar N-MOSFETs","author":"chen","year":"2004","journal-title":"2004 International Symposium on NANO Science and Technology"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419253"},{"article-title":"Analysis of single event vulnerabilities in a 130 nm CMOS technology","year":"2006","author":"amusan","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.888993"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.805441"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.835073"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.871318"},{"volume":"2007","article-title":"Sentaurus user's manual","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874355"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","article-title":"Gate sizing to radiation harden combinational logic","author":"zhou","year":"2006","journal-title":"Proceedings Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"article-title":"Treands in single event pulse widths and pulse shapes in deep submicron CMOS","year":"2008","author":"dasgupta","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2002.1137397"},{"year":"0","key":"ref29"},{"year":"2003","key":"ref5","article-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693783"},{"key":"ref7","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1981.4335656"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2004.1277868"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147105"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/23.340536"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/23.289396"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/23.556869"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/23.490901"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref25","article-title":"Scaling and technology issues for soft error rate","author":"johnston","year":"2000","journal-title":"Proc Annual Research Conference on Reliability"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413111.pdf?arnumber=5413111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:56:05Z","timestamp":1497833765000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413111","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}