{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:40:46Z","timestamp":1729672846111,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413116","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"451-458","source":"Crossref","is-referenced-by-count":3,"title":["Accurate estimation of vector dependent leakage power in the presence of process variations"],"prefix":"10.1109","author":[{"given":"Romana","family":"Fernandes","sequence":"first","affiliation":[]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref11","first-page":"953","article-title":"Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage","author":"bhardwaj","year":"2006","journal-title":"IEEE ASPDAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.83"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leak-age current mechanisms and leakage reductiontechniques in deep-submicrometer cmos circuits","volume":"91","author":"roy","year":"2003","journal-title":"Proceeding of IEEE"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1145\/775832.775877","article-title":"Accurate estimation of total leakage current in scaled cmos logic circuits based on compact current modeling","author":"mukhopadhyay","year":"2003","journal-title":"DAC"},{"journal-title":"Semiconductor Industry Association International Technology Roadmap for Semiconductors","year":"2007","key":"ref15"},{"journal-title":"Design of High-performance Micro-processor Circuits","year":"2001","author":"chandrakasan","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750412"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884149"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1960.1097606"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159754"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"ref6","first-page":"29","article-title":"Statistical timing analysis using bounds and selective enumeration","author":"agarwal","year":"2002","journal-title":"Proc TAU"},{"key":"ref5","first-page":"621","article-title":"Statisitical timing analysis considering spatial correlations using a single pert-like traversal","author":"chang","year":"2003","journal-title":"ICCAD"},{"key":"ref8","first-page":"337","article-title":"Fast statistical timing analysis handling arbitrary delay correlations","author":"orshansky","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159744"},{"key":"ref2","first-page":"271","article-title":"Statistical delay computation considering spatial correlations","author":"agarwal","year":"2003","journal-title":"ASP-DAC"},{"key":"ref9","first-page":"535","article-title":"Accurate and efficient parametric yield estimation considering correlated variations in leakage power and performance","author":"srivastava","year":"2005","journal-title":"Proc of ACMIIEEE DAC"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/775832.775920","article-title":"Parameter variations and impact on circuits and microarchi-tecture","author":"borkar","year":"2003","journal-title":"DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358062"},{"journal-title":"Arizona State University Predictive Technology Model","year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194710"},{"journal-title":"Bsim Home Page","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1145\/1013235.1013278","article-title":"A probabilistic framework to estimate full-chip threshold leakage power distribution considering within-die and die-to-die p-t-v variations","author":"zhang","year":"2004","journal-title":"Proc of ISLPED"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413116.pdf?arnumber=5413116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,23]],"date-time":"2024-03-23T23:19:08Z","timestamp":1711235948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413116","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}