{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:41:32Z","timestamp":1725727292161},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413141","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"297-304","source":"Crossref","is-referenced-by-count":2,"title":["Rapid early-stage microarchitecture design using predictive models"],"prefix":"10.1109","author":[{"given":"Christophe","family":"Dubach","sequence":"first","affiliation":[]},{"given":"Timothy M.","family":"Jones","sequence":"additional","affiliation":[]},{"given":"Michael F.P.","family":"O'Boyle","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref12","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"article-title":"The SimpleScalar Toolset","year":"0","author":"austin","key":"ref13"},{"key":"ref14","article-title":"Cacti 4.0","author":"tarjan","year":"2006","journal-title":"HP Tech Rep HPL-2006–86"},{"key":"ref15","article-title":"A predictve performance model for superscalar processors","author":"joseph","year":"2006","journal-title":"MICRO-39"},{"key":"ref16","article-title":"An approach to performance prediction for parallel applications","author":"ipek","year":"2005","journal-title":"Euro-Par"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.25"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/339331.339419"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"ref27","article-title":"Theoretical modeling of superscalar processor performance","author":"noonburg","year":"1994","journal-title":"MICRO-27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598116"},{"key":"ref6","article-title":"Methods of inference and learning for performance modeling of parallel applications","author":"lee","year":"2007","journal-title":"PPoPP-12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346211"},{"key":"ref8","article-title":"Using predictive modeling for cross-program design space exploration in multicore systems","author":"khan","year":"2007","journal-title":"PACT"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152174"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106006"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref22","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620791"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243735"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36265-7_58"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400115"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413141.pdf?arnumber=5413141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:32:14Z","timestamp":1489876334000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413141","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}