{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T16:24:32Z","timestamp":1746375872871,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413143","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"282-288","source":"Crossref","is-referenced-by-count":22,"title":["Avoiding cache thrashing due to private data placement in last-level cache for manycore scaling"],"prefix":"10.1109","author":[{"given":"Jiayuan","family":"Meng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2009","article-title":"Reference guide: R700 family instruction set architecture","key":"ref33"},{"year":"2003","author":"hennessy","journal-title":"Computer Architecture - A Quantitative Approach","key":"ref32"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/IISWC.2006.302743"},{"key":"ref30","article-title":"A performance study of general purpose applications on graphics processors using CUDA","author":"che","year":"2008","journal-title":"IPDC"},{"year":"2007","article-title":"NVIDIA CUDA compute unified device architecture programming guide","key":"ref36"},{"year":"1997","author":"dagum","article-title":"OpenMP: A proposed industry standard API for shared memory programming","key":"ref35"},{"year":"2007","article-title":"NVIDIA compute PTX: Parallel thread execution","key":"ref34"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/356989.357000","article-title":"Hoard: a scalable memory allocator for multithreaded applications","volume":"35","author":"berger","year":"2000","journal-title":"SIGPLAN Not"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/HPCA.2002.995703"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1006\/jpdc.1995.1014"},{"key":"ref13","first-page":"214","article-title":"Affinity scheduling of unbalanced workloads","author":"subramaniam","year":"1994","journal-title":"SC"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/1030083.1030124"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1250662.1250709"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/354880.354898"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/DATE.2007.364509"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/348019.348570"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/1054943.1054947"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/MM.2007.4378785"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISCA.1994.288163"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/605397.605420"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: a many-core x86 architecture for visual computing","volume":"27","author":"seiler","year":"2008","journal-title":"ACM TOG"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/FMCAD.2006.28"},{"key":"ref29","first-page":"5","article-title":"SPLASH: Stanford parallel applications for shared memory","volume":"20","author":"singh","year":"1995","journal-title":"ISCA"},{"key":"ref5","first-page":"99","article-title":"Non-inclusion property in multi-level caches revisited","author":"zahran","year":"2007","journal-title":"Int'l J Computers and Their Applications"},{"year":"0","article-title":"Intel threading building blocks","key":"ref8"},{"key":"ref7","article-title":"Corey: An operating system for many cores","author":"wickizer","year":"2008","journal-title":"OSDI"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MM.2005.35"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1133956.1133968"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/PACT.2005.42"},{"key":"ref20","first-page":"24","article-title":"Exploring the cache design space for large scale CMPs","volume":"33","author":"hsu","year":"2005","journal-title":"DASC"},{"key":"ref22","first-page":"336","article-title":"Victim replication: Maximizing capacity while hiding wire delay in tiled Chip Multiprocessors","author":"zhang","year":"2005","journal-title":"ISCA"},{"key":"ref21","first-page":"264","article-title":"Cooperative caching for Chip Multiprocessors","author":"chang","year":"2006","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/MM.2006.82"},{"key":"ref23","article-title":"Victim migration: Dynamically adapting between private and shared CMP caches","author":"zhang","year":"2005","journal-title":"MIT Technical Report MIT-CSAIL-TR-2005– 064 MIT-LCS-TR-I006"},{"key":"ref26","article-title":"Cacti 4.0","author":"tarjan","year":"2006","journal-title":"HP Tech Rep HPL-2006–86"},{"year":"2008","author":"corporation","article-title":"GeForce GTX 280 Specifications","key":"ref25"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413143.pdf?arnumber=5413143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:56:06Z","timestamp":1497833766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413143","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}