{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:32:12Z","timestamp":1729614732711,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413145","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T18:35:32Z","timestamp":1266431732000},"page":"268-274","source":"Crossref","is-referenced-by-count":15,"title":["The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies"],"prefix":"10.1109","author":[{"given":"Cheng-Kok","family":"Koh","sequence":"first","affiliation":[]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.130"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"ref13","first-page":"731","article-title":"An Overview of Nonvolatile Memory Technology and The Implication for Tools and Architectures","author":"li","year":"2009","journal-title":"DATE ‘04"},{"journal-title":"Method and system for bypassing a faulty line of data or its associated tag of a set associative cache memory","year":"1997","author":"mcclure","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"ref16","article-title":"Electrical and magnetic properties of defect-mediated magnetic tunnel junctions using MgO","author":"nam","year":"2008","journal-title":"MMM ‘08"},{"key":"ref17","first-page":"15","article-title":"Yield-aware cache architectures","volume":"39","author":"ozdemir","year":"2006","journal-title":"Micro"},{"journal-title":"Intel's newest Quad Xeon MP versus HP's DL585 Quad Opteron","year":"2006","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/775832.775920","article-title":"Parameter variations and impact on circuits and microarchitecture","author":"borkar","year":"2003","journal-title":"40th DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref6","first-page":"554","author":"dong","year":"2008","journal-title":"Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) As A Universal Memory Replacement"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"journal-title":"Computers and Intractability","year":"1979","author":"garey","key":"ref8"},{"journal-title":"Cache memory having flags for inhibiting rewrite of replacement algorithm area corresponding to fault cell and information processing system having such a cache memory","year":"2000","author":"fujimoto","key":"ref7"},{"journal-title":"Cache array defect functional bypassing using repair mask","year":"1999","author":"arimilli","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065780"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref24","first-page":"23","article-title":"PTLsim: A cycle accurate full system x86–64 microar-chitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS ‘09"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1145\/1394608.1382139","article-title":"Trading off cache capacity for reliability to enable low voltage operation","volume":"36","author":"wilkerson","year":"2008","journal-title":"Comput Archit News"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413145.pdf?arnumber=5413145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,24]],"date-time":"2024-03-24T03:19:24Z","timestamp":1711250364000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413145","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}