{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:47:10Z","timestamp":1764841630019},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413147","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"254-259","source":"Crossref","is-referenced-by-count":27,"title":["3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis"],"prefix":"10.1109","author":[{"given":"Ahmed Al","family":"Maashri","sequence":"first","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Xiangyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Vijay","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620807"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"ref12","article-title":"System-level Cost Analysis and Design Exploration for 3D ICs","author":"dong","year":"2009","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"ref13","article-title":"2008 IC Economics Report","author":"jones","year":"2008","journal-title":"IC Knowledge LLC"},{"key":"ref14","article-title":"IP Gate Count Estimation Methodology during Micro-Architecture Phase","author":"kodavalla","year":"2007","journal-title":"IP based Electronic System"},{"year":"0","key":"ref15","article-title":"International Technology Roadmap for Semiconductors"},{"key":"ref16","first-page":"35","article-title":"Energy\/power breakdown of pipelined nano-meter caches (90nm\/65nm\/45nm\/32)","author":"rodriguez","year":"2006","journal-title":"Proc International Symposium on Low Power Electronics and Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"journal-title":"Attila Project AttilaWiki available online","year":"2008","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1058129.1058148"},{"key":"ref3","first-page":"102","article-title":"A multigrid solver for boundary value problems using programmable graphics hardware","author":"goodnight","year":"2003","journal-title":"Proc ACM SIGGRAPH\/EUROGRAPHICS conference on Graphics hardware"},{"key":"ref6","article-title":"Cache and Bandwidth Aware Matrix Multiplication on the GPU","author":"hall","year":"0","journal-title":"Tech Report UIUCDCS-R-2003–2380"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188549"},{"key":"ref8","first-page":"991","article-title":"A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy","author":"loi","year":"2006","journal-title":"Proc Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375572"},{"journal-title":"Nvidia CUDA Homepage","year":"0","key":"ref2"},{"journal-title":"General-Purpose Computation Using Graphics Hardware","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"journal-title":"GeForce 9400 GT Specifications","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1281500.1281643"},{"key":"ref23","article-title":"Real-Time Graphics Architecture","author":"akeley","year":"2007","journal-title":"CS448"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413147.pdf?arnumber=5413147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:22:26Z","timestamp":1489857746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413147","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}