{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:34:14Z","timestamp":1730234054232,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413148","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T18:35:32Z","timestamp":1266431732000},"page":"231-237","source":"Crossref","is-referenced-by-count":1,"title":["Interconnect performance corners considering crosstalk noise"],"prefix":"10.1109","author":[{"given":"Ravikishore","family":"Gandikota","sequence":"first","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1602","volume":"26","author":"ma","year":"2007","journal-title":"Interval-valued reduced-order statistical interconnect modeling"},{"key":"ref11","first-page":"381","article-title":"Variational delay metrics for interconnect timing analysis","author":"agarwal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882482"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337714"},{"key":"ref15","first-page":"68","article-title":"Miller factor for gate-level coupling delay calculation","author":"chen","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/66.827347"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref3","first-page":"6","article-title":"Models of process variations in device and interconnect","author":"boning","year":"2000","journal-title":"Design of High Performance Microprocessor Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855297"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895613"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397349"},{"key":"ref7","first-page":"797","article-title":"Computation of accurate interconnect process parameter values for performance corners under process variations","author":"huebbers","year":"2006","journal-title":"Proc DAC"},{"key":"ref2","first-page":"139146","article-title":"Globalharmony: Coupled noise analysis for full-chip rc interconnect networks","author":"shepard","year":"1997","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569906"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232006"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413148.pdf?arnumber=5413148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T21:22:27Z","timestamp":1489872147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413148","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}