{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T09:18:11Z","timestamp":1742635091240},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413152","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"207-212","source":"Crossref","is-referenced-by-count":2,"title":["Timing variation-aware high-level synthesis considering accurate yield computation"],"prefix":"10.1109","author":[{"given":"Jongyoon","family":"Jung","sequence":"first","affiliation":[]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483963"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397302"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"journal-title":"Express Benchmarks","year":"0","key":"ref14"},{"key":"ref4","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref3","first-page":"231","article-title":"An accurate sparse matrix based framework for statistical static timing analysis","author":"ramalingam","year":"2006","journal-title":"ICCAD"},{"key":"ref6","first-page":"225","article-title":"A framework for statistical timing analysis using non-linear delay and slew models","author":"bhardwaj","year":"2006","journal-title":"ICCAD"},{"key":"ref5","first-page":"71","article-title":"Parameterized block-based statistical timing analysis with non-Gaussian and nonlinear parameters","author":"chang","year":"2005","journal-title":"DAC"},{"key":"ref8","first-page":"19","article-title":"Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization","author":"mani","year":"2006","journal-title":"ICCAD"},{"key":"ref7","first-page":"250","article-title":"Non-linear statistical static timing analysis for non-Gaussian variation sources","author":"cheng","year":"2007","journal-title":"DAC"},{"key":"ref2","first-page":"337","article-title":"Fast statistical timing analysis handling arbitrary delay correlations","author":"orshansky","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/775832.775920","article-title":"Parameter variations and impacts on circuits and microarchitecture","author":"borkar","year":"2003","journal-title":"DAC"},{"key":"ref9","first-page":"303","article-title":"Guaranteeing performance yield in high-level synthesis","author":"hung","year":"2006","journal-title":"ICCAD"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413152.pdf?arnumber=5413152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,23]],"date-time":"2024-03-23T23:19:17Z","timestamp":1711235957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413152","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}