{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:40Z","timestamp":1747806760005,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413157","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"186-192","source":"Crossref","is-referenced-by-count":27,"title":["Transaction-based debugging of system-on-chips with patterns"],"prefix":"10.1109","author":[{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"first","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295320"},{"journal-title":"OSCI TLM 2 0 User Manual OSCI","year":"2008","key":"ref11"},{"journal-title":"On-Chip Peripheral Bus Architecture Specifications","year":"2001","key":"ref12"},{"journal-title":"Processor Local Bus Architecture Specifications IBM","year":"2007","key":"ref13"},{"journal-title":"ChipScope Pro Software and Cores User Guide Xilinx","year":"0","key":"ref14"},{"journal-title":"IEEE Std 1850–2005 IEEE Standard for PSL Property Specification Language","year":"2005","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380830"},{"journal-title":"IEEE Std 1800–2005 IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language","year":"2005","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77395-5_15"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2008.020296"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090658"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.83"},{"key":"ref8","first-page":"180","article-title":"Debugging Parallel Programs with Visual Patterns","author":"kranzlmuller","year":"1999","journal-title":"IEEE Symposium on Visual Languages"},{"key":"ref7","first-page":"416","article-title":"A Debug Probe for Concurrently Debugging Multiple Embedded Cores and Inter-core Transactions in NoC-Based Systems","author":"tang","year":"2008","journal-title":"Conference on Asia and South Pacific Design Automation ASP-DAC'08"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.46"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/238020.238030"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"FoCs: Automatic Generation of Simulation Checkers from Formal Specifications","volume":"1855","author":"abarbanel","year":"2000","journal-title":"Lecture Notes in Computer Science (LNCS)"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413157.pdf?arnumber=5413157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:56:07Z","timestamp":1497833767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413157","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}