{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:54:13Z","timestamp":1725663253459},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413158","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"166-172","source":"Crossref","is-referenced-by-count":3,"title":["Deterministic clock gating to eliminate wasteful activity due to wrong-path instructions in out-of-order superscalar processors"],"prefix":"10.1109","author":[{"given":"Nasir","family":"Mohyuddin","sequence":"first","affiliation":[]},{"given":"Kimish","family":"Patel","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003588"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.190"},{"key":"ref14","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref4","article-title":"Deterministic clock gating to reduce microprocessor power","author":"li","year":"2003","journal-title":"Proc 9th Int l Symp High-Performance Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183528"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.33"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013248"},{"year":"0","key":"ref8"},{"year":"0","key":"ref7"},{"key":"ref2","article-title":"Pipeline gating: Speculation control for energy reduction","author":"klauser","year":"1998","journal-title":"Proc of the 25th Int'l Symp"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/277044.277227","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref9","article-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems","author":"lee","year":"1997","journal-title":"Proceedings of International Symposium on Microarchitecture"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413158.pdf?arnumber=5413158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:56:06Z","timestamp":1497833766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413158","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}