{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:16:52Z","timestamp":1725571012011},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413170","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"84-90","source":"Crossref","is-referenced-by-count":0,"title":["Design and test strategies for microarchitectural post-fabrication tuning"],"prefix":"10.1109","author":[{"given":"Xiaoyao","family":"Liang","sequence":"first","affiliation":[]},{"given":"Benjamin C.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref3","article-title":"Mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"39th IEEE International Symposium on Microarchitecture"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"year":"0","key":"ref11","article-title":"Intel processor pricing. Effective July 20, 2008"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2008.27","article-title":"ReVIVaL: Variation tolerant architecture using voltage interpolation and variable latency","author":"liang","year":"2008","journal-title":"International Symposium on Computer Architecture"},{"key":"ref8","article-title":"Ring oscillator sensitivity to spatial process variation","author":"hatzilambrou","year":"1996","journal-title":"Proc 1st Int'l Workshop Statistical Metrology (IWSM 96)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232260"},{"key":"ref2","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"IEEE International Symposium on Quality Electronic Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413170.pdf?arnumber=5413170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:56:06Z","timestamp":1497833766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413170","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}