{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:31:15Z","timestamp":1729672275381,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647524","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"page":"548-554","source":"Crossref","is-referenced-by-count":2,"title":["BDD-based circuit restructuring for reducing dynamic power"],"prefix":"10.1109","author":[{"given":"Quang","family":"Dinh","sequence":"first","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"866","DOI":"10.1109\/TCAD.2002.1013899","article-title":"BDS: A BDD-based logic optimization system","volume":"21","author":"yang","year":"2002","journal-title":"IEEE Trans on CAD"},{"journal-title":"Logic synthesis for VLSI design","year":"1989","author":"rudell","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"14","article-title":"BDD-based logic synthesis system","author":"yang","year":"2000","journal-title":"Technical Report Dept of EECS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"12","article-title":"Functional testing with binary decision diagrams","author":"arkers","year":"1978","journal-title":"Proc Conf Fault Tolerant Comput"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1344418.1344426"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2005.58"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.205010"},{"key":"10","article-title":"DDBDD: Delay-driven BDD synthesis for FPGAs","author":"cheng","year":"2007","journal-title":"Proc Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566480"},{"key":"6","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1145\/1278480.1278562","article-title":"glitchmap: an fpga technology mapper for low power considering glitches","author":"lei cheng","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.775632"},{"key":"4","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1145\/280756.280900","article-title":"Low power logic synthesis under a general delay model","author":"narayanan","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"9","first-page":"22","article-title":"Integral boundary points of convex polyhedra","author":"hoffman","year":"1956","journal-title":"Linear Inequalities and Related Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647524.pdf?arnumber=5647524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:03:12Z","timestamp":1497891792000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647524","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}