{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:26:05Z","timestamp":1729621565227,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647586","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"page":"60-67","source":"Crossref","is-referenced-by-count":16,"title":["A flexible simulation methodology and tool for nanoarray-based architectures"],"prefix":"10.1109","author":[{"given":"Stefano","family":"Frache","sequence":"first","affiliation":[]},{"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Zamboni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.07.072"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2008.4547344"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339504"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/INEC.2008.4585654"},{"key":"14","article-title":"Defect tolerance for molecular electronics-based nanofabrics using built-in self-test procedure","author":"dai","year":"2007","journal-title":"IEEE International Symposium on Nanoscale Architecture"},{"key":"11","article-title":"Manufacturing pathway and associated challenges for nanoscale computational systems","author":"narayanan","year":"2009","journal-title":"9th IEEE Nanotechnology Conference (NANO 2009)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.205"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"20","first-page":"1179","article-title":"RAS-NANO: A reliability-aware synthesis framework for reconfigurable nanofabrics","author":"he","year":"2006","journal-title":"DATE '06 Proceedings of the conference on Design automation and test in Europe"},{"key":"22","article-title":"Self-healing wire-streaming processor on 2-D semiconductor nanowire fabrics","author":"wang","year":"2006","journal-title":"NSTI\/Nanotech 2006 Conf"},{"key":"23","doi-asserted-by":"crossref","DOI":"10.1126\/science.289.5476.94","article-title":"Carbon nanotube-based nonvolatile random access memory for molecular computing","volume":"289","author":"rueckes","year":"2000","journal-title":"Science"},{"key":"24","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/NANO.2006.1717093","article-title":"Towards defect-tolerant nanoscale architectures","volume":"1","author":"moritz","year":"2006","journal-title":"Nanotechnology 2006 IEEE-NANO 2006 Sixth IEEE Conference on"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/INEC.2008.4585651"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226357"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2007.4351855"},{"journal-title":"International Technology Roadmap of Semiconductor","year":"2009","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1196\/annals.1292.010"},{"key":"1","article-title":"Latching on the wire and pipelining in nanoscale designs","author":"moritz","year":"2004","journal-title":"3rd Non-Silicon Comput Workshop (NSC-3)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1002\/1439-7641(20020617)3:6<519::AID-CPHC519>3.0.CO;2-2"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/39\/21\/R01"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.154"},{"journal-title":"European Commission IST Programme Future and Emerging Technologies Technology Roadmap for Nanoelectronics","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"8","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"Logic gates and computation from assembled nanowire building blocks","volume":"294","author":"huang","year":"2001","journal-title":"Science"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647586.pdf?arnumber=5647586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:03:11Z","timestamp":1497891791000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647586","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}