{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:43:00Z","timestamp":1729622580682,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647602","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"92-97","source":"Crossref","is-referenced-by-count":1,"title":["A tag-based cache replacement"],"prefix":"10.1109","author":[{"given":"Chuanjun","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Bing","family":"Xue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1061267.1061270"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/1328195.1328200"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/1080695.1070015","article-title":"The V-way cache: Demand-based associativity via global replacement","author":"qureshi","year":"2005","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"key":"16","article-title":"Modified LRU policies for improving second-level cache behavior","author":"wong","year":"2000","journal-title":"Proc of the 1st International Symposium on High Performance Computer Architecture"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ISCA.2006.5"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/1250662.1250709"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ISCA.2006.38"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/MICRO.2006.7"},{"key":"3","article-title":"Hardware implementation of stack-based replacement algorithms","volume":"16","author":"ghasemzadeh","year":"2006","journal-title":"Proc World Acad Sci Eng Technol"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1327312.1327320"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/986537.986601"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/781027.781076"},{"key":"7","first-page":"10","article-title":"MLRU page replacement algorithm in terms of the reference matrix","volume":"17","author":"maruyama","year":"0","journal-title":"IBM Tech Disclosure Bull"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/301453.301487"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TC.2007.70816"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/511334.511340"},{"key":"9","article-title":"A ppm-like tag-based predictor","author":"michaud","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"year":"1994","author":"malamy","journal-title":"Methods and Apparatus for Implementing A Pseudo-LRU Cache Memory Replacement Scheme with A Locking Feature","key":"8"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647602.pdf?arnumber=5647602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T13:03:13Z","timestamp":1497877393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647602","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}