{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:20Z","timestamp":1759146560140,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647605","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"page":"112-117","source":"Crossref","is-referenced-by-count":21,"title":["Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC"],"prefix":"10.1109","author":[{"given":"Shi-Ting","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Sumeet","family":"Katariya","sequence":"additional","affiliation":[]},{"given":"Hamid","family":"Ghasemi","sequence":"additional","affiliation":[]},{"given":"Stark","family":"Draper","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"key":"22","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulators (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM Computer Architecture News"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.499733"},{"key":"15","first-page":"64","article-title":"Modeling and estimation of failure probability due to parameter variations in nanoscale SRAMs for yield enhancement","author":"mukhopadhyay","year":"2004","journal-title":"IEEE VLSI Circuit Symp"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.75047"},{"key":"13","first-page":"88","article-title":"Improving cache lifetime reliability at ultralow voltages","author":"chishti","year":"2009","journal-title":"IEEE Micro"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356522"},{"year":"0","key":"11"},{"journal-title":"ITRS 2009","year":"0","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585947"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802354"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523214"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647605.pdf?arnumber=5647605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:03:10Z","timestamp":1497891790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647605","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}