{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:32:24Z","timestamp":1725651144522},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647654","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"page":"468-473","source":"Crossref","is-referenced-by-count":9,"title":["DDPSL: An easy way of defining properties"],"prefix":"10.1109","author":[{"given":"Luigi","family":"Di Guglielmo","sequence":"first","affiliation":[]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[]},{"given":"Nicola","family":"Orlandi","sequence":"additional","affiliation":[]},{"given":"Graziano","family":"Pravadelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"FoCs: Automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2000","journal-title":"Proc Int Conf Computer Aided Verification"},{"journal-title":"Accellera Open Verification Library","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2003.1245801"},{"journal-title":"IEEE Standard SystemC Language Reference Manual","first-page":"1","year":"2006","key":"13"},{"key":"14","article-title":"Assertions targeting a diverse set of verification tools","author":"foster","year":"2001","journal-title":"Proceedings of the 10-th Annual International HDL Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/s00165-003-0014-5"},{"journal-title":"IEEE Standard VHDL Language Reference Manual","first-page":"1","year":"2009","key":"12"},{"journal-title":"IEC Standard for Property Specification Language (PSL) (Adoption of IEEE Std 1850-2005)","first-page":"1","year":"2007","key":"3"},{"journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language","first-page":"1","year":"2005","key":"2"},{"journal-title":"Assertion-Based Design","year":"2004","author":"foster","key":"1"},{"journal-title":"IEEE Standard for Verilog Hardware Description Language","first-page":"1","year":"2006","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/302405.302672"},{"key":"6","article-title":"Introducing the new accelera open verification library standard","author":"foster","year":"2006","journal-title":"Design and Verification Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-444-88074-1.50021-4"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"journal-title":"STM Products","year":"0","key":"9"},{"journal-title":"Cadence Design Systems","year":"0","key":"8"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647654.pdf?arnumber=5647654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:03:13Z","timestamp":1497891793000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647654\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647654","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}