{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:14:45Z","timestamp":1725502485488},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647660","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"455-461","source":"Crossref","is-referenced-by-count":3,"title":["Bandwidth optimization in asynchronous NoCs by customizing link wire length"],"prefix":"10.1109","author":[{"given":"Junbok","family":"You","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Gebhardt","sequence":"additional","affiliation":[]},{"given":"Kenneth S.","family":"Stevens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014772"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"15","first-page":"1","article-title":"Mapping of MPEG-4 decoding on a flexible architecture platform","author":"tol","year":"2002","journal-title":"Media Processors"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2008.02.004"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.21"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"3","first-page":"240","article-title":"Long wires and asynchronous control","author":"ho","year":"2004","journal-title":"11th IEEE International Symposium on Asynchronous Circuits and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037327"},{"journal-title":"NetWorks On Chips","year":"2006","author":"giovanni de micheli","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801606"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.03.001"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.7"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492733"},{"key":"8","first-page":"181","article-title":"Static implementation of QDI asynchronous primitives","author":"maurine","year":"2003","journal-title":"13th International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS2003)"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647660.pdf?arnumber=5647660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:31:25Z","timestamp":1490059885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647660","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}