{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:56:00Z","timestamp":1747810560968,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647663","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"447-454","source":"Crossref","is-referenced-by-count":10,"title":["A fine-grained link-level fault-tolerant mechanism for networks-on-chip"],"prefix":"10.1109","author":[{"given":"Arseniy","family":"Vitkovskiy","sequence":"first","affiliation":[]},{"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147174"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.46"},{"key":"15","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1145\/1629911.1630119","article-title":"vicis: a reliable network for unreliable silicon","author":"fick","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2002","author":"duato","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090667"},{"journal-title":"Networks on Chips Technology and Tools (Systems on Silicon)","year":"2006","author":"de micheli","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/71.605766"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013711"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311885"},{"key":"22","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411181"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041851"},{"key":"25","first-page":"93","article-title":"Exploring fault-tolerant network-on-chip architectures","author":"park","year":"2006","journal-title":"DSN"},{"journal-title":"Digital Communications","year":"2007","author":"proakis","key":"26"},{"key":"27","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1145\/1028176.1006718","article-title":"Immunet: A cheap and robust fault-tolerant packet routing mechanism","volume":"32","author":"puente","year":"2004","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1995.1071"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"year":"0","key":"30"},{"key":"7","first-page":"5","article-title":"BulletProof: A defect-tolerant CMP switch architecture","author":"constantinides","year":"2006","journal-title":"HPCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515827"},{"key":"32","article-title":"A probabilistic spatial distribution model for wire faults in parallel NoC links","author":"vitkovskiy","year":"2010","journal-title":"CUT Technical Report TR-28-10"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"8","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1007\/3-540-58429-3_41","article-title":"The reliable router: A reliable and high-performance communication substrate for parallel computers","volume":"853","author":"dally","year":"1994","journal-title":"International Parallel Computer Routing and Communication Workshop"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647663.pdf?arnumber=5647663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T13:03:12Z","timestamp":1497877392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647663","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}