{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:48:39Z","timestamp":1729662519326,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647687","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"390-395","source":"Crossref","is-referenced-by-count":5,"title":["Delay test quality maximization through process-aware selection of test set size"],"prefix":"10.1109","author":[{"given":"Baris","family":"Arslan","sequence":"first","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355644"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041853"},{"key":"15","doi-asserted-by":"crossref","first-page":"1201","DOI":"10.1109\/TCAD.2009.2021732","article-title":"A framework for scalable postsilicon statistical delay prediction under process variations","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355742"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469626"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.27"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835137"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2024709"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466179"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687419"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261013"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.120"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299224"},{"key":"9","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647687.pdf?arnumber=5647687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T13:03:13Z","timestamp":1497877393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647687","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}