{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:15:52Z","timestamp":1725513352827},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647699","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"364-369","source":"Crossref","is-referenced-by-count":2,"title":["Implicit hints: Embedding hint bits in programs without ISA changes"],"prefix":"10.1109","author":[{"given":"Hans","family":"Vandierendonck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"Accuracy of profile maintenance in optimizing compilers","author":"wu","year":"2002","journal-title":"Proceedings of the 6th Annual Workshop on Interaction between Compilers and Computer Architectures"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065025"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"12","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/ISPASS.2007.363733","article-title":"PTLsim: A cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"2007","journal-title":"IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2007)"},{"journal-title":"Intel Pentium 4 Processor Optimization Reference Manual","year":"1999","key":"3"},{"journal-title":"PowerPC User Instruction Set Architecture Book I","year":"2003","key":"2"},{"journal-title":"Intel Itanium Architecture Software Developer's Manual","year":"2006","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996875"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.49"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512556"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"journal-title":"Synergistic Processor Unit Instruction Set Architecture","year":"2007","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356068"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.14"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647699.pdf?arnumber=5647699","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T13:03:09Z","timestamp":1497877389000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647699\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647699","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}