{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:17:40Z","timestamp":1725610660348},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647716","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"page":"328-335","source":"Crossref","is-referenced-by-count":2,"title":["Using variable clocking to reduce leakage in synchronous circuits"],"prefix":"10.1109","author":[{"given":"Navid","family":"Toosizadeh","sequence":"first","affiliation":[]},{"given":"Safwat G.","family":"Zaky","sequence":"additional","affiliation":[]},{"given":"Jianwen","family":"Zhu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"18","first-page":"982","article-title":"A fullyautomated desynchronization flow for synchronous circuits","author":"andrikos","year":"2007","journal-title":"Design Automation Conf"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364624"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274005"},{"journal-title":"Clock Domain Crossing Closing the Loop on Clock Domain Functional Implementation Problems","year":"2004","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"11","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1145\/1391469.1391571","article-title":"automatic architecture refinement techniques for customizing processing elements","author":"gorjiara","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"journal-title":"NISC Technology website","year":"0","key":"12"},{"key":"3","first-page":"117","article-title":"VariPipe: Low-overhead variableclock synchronous pipelines","author":"toosizadeh","year":"2009","journal-title":"Proc of IEEE International Conference on Computer Design (ICCD)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2007.4286142"},{"key":"10","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1145\/313817.313944","article-title":"Instruction fetch energy reduction using loop caches for embedded applications with small tight loops","author":"lee","year":"1999","journal-title":"Proc of ISLPED"},{"journal-title":"ASIC Design Flow","year":"0","key":"7"},{"journal-title":"STRIP A Self-Timed RISC Processor","year":"1992","author":"dean","key":"6"},{"journal-title":"ASPIDA","year":"0","key":"5"},{"journal-title":"Computer architecture A quantative approach","year":"2007","author":"hennessey","key":"4"},{"journal-title":"MiBench","year":"0","key":"9"},{"journal-title":"DLX GCC","year":"0","key":"8"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647716.pdf?arnumber=5647716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:03:14Z","timestamp":1497891794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647716","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}