{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:33:31Z","timestamp":1725442411979},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647721","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"page":"321-327","source":"Crossref","is-referenced-by-count":2,"title":["DSS: Applying asynchronous techniques to architectures exploiting ILP at compile time"],"prefix":"10.1109","author":[{"given":"Wei","family":"Shi","sequence":"first","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hongguang","family":"Ren","sequence":"additional","affiliation":[]},{"given":"Ting","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Su","sequence":"additional","affiliation":[]},{"given":"Hongyi","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-95948-9_35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.33"},{"journal-title":"Microprocessor Architecture From VLIW to TTA","year":"1998","author":"corporaal","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.28"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016614"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/54.282445"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"journal-title":"STRIP A Self-Timed RISC Processor","year":"1992","author":"dean","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.588033"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"22","first-page":"1226","article-title":"Design of an asynchronous pipelined processor","author":"chang","year":"2008","journal-title":"Proc Int Conf Communications Circuits and Systems"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2001.982621"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1047756"},{"key":"25","first-page":"613","article-title":"Using an automated approach to explore and design a high-efficiency processor element for the multimedia domain","author":"lai","year":"2008","journal-title":"Proc of INt Conf on Complex Intelligent and Software Intensive Systems"},{"key":"26","doi-asserted-by":"crossref","first-page":"982","DOI":"10.1145\/1278480.1278722","article-title":"a fully-automated desynchronization flow for synchronous circuits","author":"andrikos","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"2","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/277044.277227","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1993.270622"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074746"},{"key":"6","first-page":"258","article-title":"Low-power design of 90-nm SuperHTM processor core","author":"yamada","year":"2005","journal-title":"Proc IEEE Computer Design Conf"},{"key":"5","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"4","first-page":"232","article-title":"Physical design of a fourth-generation POWER GHz microprocessor","author":"anderson","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1992.271009"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647721.pdf?arnumber=5647721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:03:11Z","timestamp":1497891791000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647721\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647721","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}