{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:08Z","timestamp":1763724248955},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647772","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T15:42:09Z","timestamp":1291909329000},"source":"Crossref","is-referenced-by-count":34,"title":["Boolean factoring with multi-objective goals"],"prefix":"10.1109","author":[{"given":"Mayler G. A.","family":"Martins","sequence":"first","affiliation":[]},{"given":"Leomar","family":"Rosa","sequence":"additional","affiliation":[]},{"given":"Anders B.","family":"Rasmussen","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379622"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681549"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.312.0187"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.310907"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"12","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991","journal-title":"Technical Report 1991-IWLS-UG-Saeyang MCNC Research Triangle Park"},{"key":"3","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERL M92\/41 UC Berkeley"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/321229.321232"},{"key":"1","author":"hachtel","year":"2000","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"10","first-page":"321","article-title":"Section 6.2.1: Static CMOS","author":"weste","year":"2005","journal-title":"CMOS VLSI Design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2005.02.007"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810648"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378356"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397320"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","location":"Amsterdam, Netherlands","start":{"date-parts":[[2010,10,3]]},"end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647772.pdf?arnumber=5647772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:50:18Z","timestamp":1490093418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647772","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}