{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:14:04Z","timestamp":1725516844362},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647775","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"222-228","source":"Crossref","is-referenced-by-count":2,"title":["Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization"],"prefix":"10.1109","author":[{"given":"Sanghamitra","family":"Roy","sequence":"first","affiliation":[]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/2.982916"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1629911.1630153"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/1514932.1514940"},{"key":"15","first-page":"113","article-title":"Deterministic clock gating for microprocessor power reduction","author":"li","year":"2003","journal-title":"HPCA"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TVLSI.2005.844295"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/MICRO.2006.8"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/MM.2010.38"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/1283780.1283790"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1145\/1629911.1629942"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/LPE.2003.1231853"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/MICRO.2002.1176263"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/PACT.2001.953283"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/DAC.1999.781356"},{"key":"25","article-title":"Pars: Fast and near-optimal grid-based cell sizing for library-based design","author":"wu","year":"2008","journal-title":"Proc of ICCAD"},{"key":"3","first-page":"93","article-title":"Design perspectives on 22nm cmos and beyond","author":"borkar","year":"2009","journal-title":"Proc of 46th Proc of DAC"},{"key":"2","article-title":"The landscape of parallel computing research: A view from berkeley","author":"asanovic","year":"2006","journal-title":"Technical Report UCB\/EECS-2006-183 University of California"},{"key":"10","first-page":"48","article-title":"Slack: Maximizing performance under technological constraints","author":"fields","year":"2002","journal-title":"Proc of ISCA"},{"year":"0","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1120725.1120881"},{"key":"6","article-title":"Power minimization with multiple supply voltages and multiple threshold voltages","author":"chinnery","year":"2003","journal-title":"Semiconductor Research Corporation Technical Conference"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/43.771182"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISCA.2006.39"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1146909.1147152"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647775.pdf?arnumber=5647775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:55:03Z","timestamp":1490079303000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647775","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}