{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:51Z","timestamp":1747806771463},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/iccd.2010.5647809","type":"proceedings-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T10:42:09Z","timestamp":1291891329000},"page":"151-158","source":"Crossref","is-referenced-by-count":7,"title":["Practical completion detection for 2-of-N delay-insensitive codes"],"prefix":"10.1109","author":[{"given":"Marco","family":"Cannizzaro","sequence":"first","affiliation":[]},{"given":"Weiwei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"18","article-title":"Cost-aware synthesis of asynchronous circuits based on partial acknowledgment","author":"zhou","year":"2006","journal-title":"Proc IEEE Int Conf CAD"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.21"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666505"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/BF00464358"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.740016"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206431"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2008.4634199"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"6","first-page":"55","article-title":"Efficient self-timing with levelencoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc Santa Cruz Conf Advanced Research in VLSI"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.123377"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"9","article-title":"Optimization for timing-robust asynchronous circuits based on eager evaluation","author":"jeong","year":"2008","journal-title":"IEEE Asynch Symp"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358055"}],"event":{"name":"2010 IEEE International Conference on Computer Design (ICCD 2010)","start":{"date-parts":[[2010,10,3]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5640356\/5647518\/05647809.pdf?arnumber=5647809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:02:40Z","timestamp":1490079760000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5647809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2010.5647809","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}