{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:56:20Z","timestamp":1747810580505,"version":"3.38.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081367","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:47:00Z","timestamp":1321912020000},"page":"1-8","source":"Crossref","is-referenced-by-count":15,"title":["Memory coherence in the age of multicores"],"prefix":"10.1109","author":[{"given":"Mieszko","family":"Lis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keun Sup","family":"Shim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myong Hyon","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"A Timestamp-based Selective Invalidation Scheme for Multiprocessor Cache Coherence","author":"yuan","year":"1996","journal-title":"ICPP"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/71.113080"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339669"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/ISCA.1995.524548","article-title":"Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors","author":"lebeck","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762734"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801647"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref13","article-title":"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes","author":"gupta","year":"1990","journal-title":"ICPP"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213087"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref16","article-title":"An OS-based alternative to full hardware coherence on tiled CMPs","author":"fensch","year":"2008","journal-title":"HPCA"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1145\/248209.237205","article-title":"Operating system support for improving data locality on CC-NUMA compute servers","volume":"31","author":"verghese","year":"1996","journal-title":"SIGPLAN Not"},{"key":"ref18","article-title":"Managing Distributed, Shared L2 Caches through OS-Level Page Allocation","author":"cho","year":"2006","journal-title":"Micro"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999952"},{"key":"ref4","first-page":"422","article-title":"Exploiting ILP, TLP, and DLP using polymorphism in the TRIPS architecture","author":"sankaralingam","year":"2003","journal-title":"ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref6","article-title":"TILE64 - Processor: A 64-Core SoC with Mesh Interconnect","author":"bell","year":"2008","journal-title":"ISSCC"},{"key":"ref29","article-title":"System-level Optimizations for Memory Access in the Execution Migration Machine (EM2)","author":"shim","year":"2011","journal-title":"CAOS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref8","article-title":"Thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref2","article-title":"A 45nm 8-core enterprise Xeon® processor","author":"rusu","year":"2009","journal-title":"A-SSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2005.34"},{"journal-title":"I T R S for Semiconductors","article-title":"Assembly and Packaging","year":"2007","key":"ref1"},{"key":"ref20","article-title":"Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors","author":"zhang","year":"2005","journal-title":"ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736045"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798258"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989530"},{"key":"ref23","article-title":"EM2: A Scalable Shared-Memory Multicore Architecture","author":"khan","year":"2010","journal-title":"MIT-CSAIL-TR-2010–030"},{"key":"ref26","article-title":"A novel migration-based NUCA design for Chin Multinrocessors","author":"kandemir","year":"2008","journal-title":"SC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10026"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081367.pdf?arnumber=6081367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T08:59:23Z","timestamp":1741942763000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081367","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}