{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:16:23Z","timestamp":1764173783752},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081382","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:47:00Z","timestamp":1321894020000},"page":"96-101","source":"Crossref","is-referenced-by-count":16,"title":["Reduced complexity test generation algorithms for transition fault diagnosis"],"prefix":"10.1109","author":[{"given":"Yu","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.894166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"journal-title":"FastScan and FlexTest reference manual","year":"2004","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.121"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.33"},{"key":"ref15","first-page":"351","article-title":"Concurrent Execution of Diagnostic Fault Simulation and Equivalence Identification During Test Generation","author":"yu","year":"2003","journal-title":"Proc 21st IEEE VLSI Test Symp"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref4"},{"key":"ref3","article-title":"Diagnostic Test Generation for Arbitrary Faults","author":"bhatti","year":"2006","journal-title":"Proc International Test Conl"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556974"},{"key":"ref5","first-page":"194","article-title":"DI-ATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits","author":"gruning","year":"1991","journal-title":"Proc IEEE International Conf Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.24"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814241"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2101750"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081382.pdf?arnumber=6081382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:35:15Z","timestamp":1490103315000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081382","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}