{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T04:14:38Z","timestamp":1742012078302,"version":"3.38.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081387","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:47:00Z","timestamp":1321912020000},"page":"127-134","source":"Crossref","is-referenced-by-count":7,"title":["Simultaneous continual flow pipeline architecture"],"prefix":"10.1109","author":[{"given":"Komal","family":"Jothi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mageda","family":"Sharafeddine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haitham","family":"Akkary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Large Virtual ROBs by Processor Checkpointing","author":"cristal","year":"2002","journal-title":"Tech Report UPC-DAC-2002–39"},{"key":"ref11","article-title":"Improving data cache performance by preexecuting instructions under a cache miss","author":"dundas","year":"1997","journal-title":"Proceedings of the International Conference on Supercomputing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347965"},{"journal-title":"Intel Corporation White Paper","article-title":"First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416634"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/VLSIC.2003.1221213","article-title":"A 90nm 6.5 GHz 256×64b Dual Supply Register File with Split Decoder Scheme","author":"hsu","year":"2003","journal-title":"Symposium of VLSI Circuits Digest of Technical Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"ref4","article-title":"Flea Flicker","author":"barnes","year":"2005","journal-title":"Multi-Pass Pipelining An Alternative to the High power Out-of-Order Offence MICRO-38"},{"journal-title":"X86 Cycle Accurate Processor Simulation Design Infrastructure","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253243"},{"key":"ref6","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","article-title":"Thousand Cores Chips: A Technology Perspective","author":"borkar","year":"2007","journal-title":"Proc 44th Design Automation Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555814"},{"article-title":"Method and apparatus for instruction latency tolerant execution in an out-of-order pipeline","year":"2006","author":"akkary","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751889"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/5.476078"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.491458"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081387.pdf?arnumber=6081387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T08:59:11Z","timestamp":1741942751000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081387","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}