{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:15:12Z","timestamp":1729620912575,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081397","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:47:00Z","timestamp":1321912020000},"page":"198-205","source":"Crossref","is-referenced-by-count":3,"title":["A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems"],"prefix":"10.1109","author":[{"given":"Arslan","family":"Munir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Ranka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2011","key":"ref10","article-title":"Dual-Core Intel Xeon Processors LV and ULV for Embedded Computing"},{"key":"ref11","article-title":"FARS: A Page Replacement Algorithm for NAND Flash Memory Based Embedded Systems","author":"kwon","year":"2008","journal-title":"Proc of IEEE CIT"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/322186.322195"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/322248.322257"},{"year":"2011","key":"ref15","article-title":"ATMEL Embedded RISC Microcontroller Core: ARM7TDMI"},{"year":"2011","key":"ref16","article-title":"ARM7TDMI Data Sheet"},{"journal-title":"TILERA Official Documentation Copyright 2006–2009 Tilera Corporation","article-title":"Tile Processor Architecture Overview","year":"2009","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698785"},{"year":"2011","key":"ref19","article-title":"Cache Latencies of the PowerPC MPC7451"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1463768.1463780"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"ref3"},{"journal-title":"The Art of Computer Systems Performance Analysis Techniques for Experimental Design Measurement Simulation and Modeling","year":"1991","author":"jain","key":"ref6"},{"journal-title":"Performance and Reliability Analysis of Computer Systems An Example-Based Approach Using the SHARPE Software Package","year":"1996","author":"sahner","key":"ref5"},{"key":"ref8","article-title":"Performance and Energy Tradeoffs Analysis of L2 On-chip Cache Architectures for Embedded MPSoCs","author":"sabry","year":"2010","journal-title":"Proc IEEE\/ACM GLSVLSI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1646353.1646371"},{"key":"ref9","article-title":"Stochastic Models in Queueing Theory","author":"medhi","year":"2003","journal-title":"An Imprint of Elsevier Science"},{"key":"ref1","article-title":"Efficient Embedded Computing","author":"balfour","year":"2010","journal-title":"Ph D Dissertation"},{"year":"0","key":"ref20"},{"key":"ref20a","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349321"},{"key":"ref22","article-title":"Software-assisted cache mechanisms for embedded systems","author":"jain","year":"2008","journal-title":"Ph D Dissertation"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1535\/itj.1104.08","article-title":"Accelerating Video Feature Extractions in CBVIR on Multi-core Systems","volume":"11","author":"chen","year":"2007","journal-title":"Intel Technology Journal"},{"year":"2011","key":"ref24","article-title":"International Technology Roadmap for Semiconductors"},{"year":"2011","key":"ref23","article-title":"An Integrated Cache and Memory Access Time, Cycle Time, Area, Leakage, and Dynamic Power Model"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081397.pdf?arnumber=6081397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T10:07:25Z","timestamp":1497953245000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081397","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}