{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:51:27Z","timestamp":1725616287573},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081398","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:47:00Z","timestamp":1321912020000},"page":"206-211","source":"Crossref","is-referenced-by-count":3,"title":["A study on relating redundancy removal in classical circuits to reversible mapping"],"prefix":"10.1109","author":[{"given":"Sayeeda","family":"Sultana","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katarzyna","family":"Radecka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Pang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364652"},{"key":"ref3","first-page":"87","article-title":"Synthesizing reversible circuits from irreversible specifications using Reed-Muller spectral techniques","author":"miller","year":"2009","journal-title":"Proc IEEE Int Symp MVL"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1961.tb01631.x"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1378","DOI":"10.1145\/1403375.1403707","article-title":"Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits","author":"feinstein","year":"2008","journal-title":"Proc of Design Automation and Test in Europe"},{"article-title":"Random testing of digital circuits","year":"1998","author":"david","key":"ref11"},{"key":"ref5","first-page":"147","article-title":"Rev-map: A direct gate way from classical irreversible network to reversible nework","author":"sultana","year":"2011","journal-title":"Proc IEEE Int Symp MVL"},{"key":"ref8","first-page":"410","article-title":"Fault testing for reversible logic circuits","author":"patel","year":"2003","journal-title":"Proc of VTS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2006.250942"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278355"},{"key":"ref9","first-page":"107","article-title":"Removal of redundancy in combinational circuits by classification of undetectable faults","author":"kajiwara","year":"0","journal-title":"Trans IEICE 1992 J75-D-I"},{"key":"ref1","article-title":"Reversible computing","author":"toffoli","year":"1980","journal-title":"Tech memo MIT\/LCS\/TM-151 MIT Lab for Comp Sci"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081398.pdf?arnumber=6081398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T14:53:53Z","timestamp":1639752833000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081398","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}