{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:08:10Z","timestamp":1725628090570},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081399","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:47:00Z","timestamp":1321894020000},"page":"212-218","source":"Crossref","is-referenced-by-count":10,"title":["Positive Davio-based synthesis algorithm for reversible logic"],"prefix":"10.1109","author":[{"given":"Yu","family":"Pang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaoquan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhilong","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinzhao","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sayeeda","family":"Sultana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katarzyna","family":"Radecka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1145\/1629911.1629984","article-title":"bdd-based synthesis of reversible logic for large functions","author":"wille","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TENCON.2009.5395805"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1103\/PhysRevA.52.3457"},{"year":"2005","author":"maslov","journal-title":"Reversible logic synthesis benchmarks page","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/IDT.2010.5724427"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCAD.2004.836735"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCAD.2005.858352"},{"key":"ref17","first-page":"1378","article-title":"Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits","author":"feinstein","year":"2008","journal-title":"Design Automation and Test in Europe"},{"key":"ref18","first-page":"220","article-title":"RevLib: An online resource for reversiblefunctions and reversible circuits","author":"wille","year":"0","journal-title":"Int'l Symp on Multi-Valued Logic"},{"key":"ref19","article-title":"A General Decomposition for Reversible Logic","author":"perkowski","year":"2001","journal-title":"Proc RM"},{"key":"ref4","first-page":"60","article-title":"Fast Exact Toffoli Network Synthesis of Reversible Logic","author":"wille","year":"2007","journal-title":"ICCAD"},{"key":"ref3","first-page":"96","article-title":"Exact SAT -based toffoli network synthesis","author":"grosse","year":"2007","journal-title":"Great Lakes Symp on VLSI"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DATE.2007.364652"},{"key":"ref5","first-page":"56","article-title":"Spectral techniques for reversible logic synthesis","author":"miller","year":"2003","journal-title":"6th International Symposium on Representations and Methodology of Future Computing Technology"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1278349.1278355"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref2","first-page":"353","article-title":"Reversible logic circuit synthesis","author":"shende","year":"2002","journal-title":"Inter Conf on CAD"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1147\/rd.53.0183"},{"key":"ref9","first-page":"834","article-title":"A new heuristic algorithm for reversible logic synthesis","author":"kemtopf","year":"2004","journal-title":"Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.2298\/FUEE1101071P"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISCAS.2011.5938201"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/12.403717"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081399.pdf?arnumber=6081399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T06:07:25Z","timestamp":1497938845000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081399","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}