{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:54:34Z","timestamp":1725782074346},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081402","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:47:00Z","timestamp":1321894020000},"page":"232-238","source":"Crossref","is-referenced-by-count":25,"title":["RoShaQ: High-performance on-chip router with shared queues"],"prefix":"10.1109","author":[{"given":"Anh T.","family":"Tran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2010.21"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2010.5624812"},{"article-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref16"},{"article-title":"On-Chip Networks","year":"2009","author":"enright-jerger","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011232"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837352"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090858"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref2","first-page":"746","article-title":"Thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"Design Automation Conference (DAC)"},{"article-title":"Computer Architecture: A Quantitative Approach","year":"2007","author":"hennessy","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"ref20","first-page":"87","article-title":"A 128×128 × 24gb\/s crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area","author":"passas","year":"2010","journal-title":"Intern Symp on Networks on Chip (NOCS)"},{"key":"ref21","article-title":"A new switch chip for IBM RS\/6000 SP systems","author":"stunkel","year":"1999","journal-title":"ACM\/IEEE Conference on Supercomputing (ICS)"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081402.pdf?arnumber=6081402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:50:36Z","timestamp":1490104236000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081402","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}