{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:14:39Z","timestamp":1725657279212},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081431","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:47:00Z","timestamp":1321912020000},"page":"411-418","source":"Crossref","is-referenced-by-count":4,"title":["ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores"],"prefix":"10.1109","author":[{"given":"Omer","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Hoffmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mieszko","family":"Lis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farrukh","family":"Hijaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anant","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1555754.1555779"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MM.2005.110"},{"year":"2011","journal-title":"TILE-Gx Processor Family Product Brief","key":"ref12"},{"key":"ref13","article-title":"Remote Store Programming A Memory Model for Embedded Multicore","author":"hoffmann","year":"2010","journal-title":"HiPEAC"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/MC.2010.60"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCA.2008.16"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/IPPS.1995.395974"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/2.55500"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2007.910957"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/605397.605420"},{"key":"ref5","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"gupta","year":"1990","journal-title":"International Conference on Parallel Processing"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/248209.237205"},{"key":"ref7","article-title":"An os-based alternative to full hardware coherence on tiled cmps","author":"fensch","year":"2008","journal-title":"International Conference on High Performance Computer Architecture"},{"key":"ref2","first-page":"88","article-title":"TILE64 - processor: A 64-Core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"ISSCC"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2009.4977305"},{"key":"ref9","article-title":"Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors","author":"zhang","year":"2005","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1815961.1816019"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/1854273.1854331"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081431.pdf?arnumber=6081431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T07:36:55Z","timestamp":1686469015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081431","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}