{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:10:32Z","timestamp":1729678232336,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081446","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:47:00Z","timestamp":1321894020000},"page":"455-456","source":"Crossref","is-referenced-by-count":5,"title":["Static window addition: A new paradigm for the design of variable latency adders"],"prefix":"10.1109","author":[{"given":"Kai","family":"Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Varman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"ref11","first-page":"976","article-title":"An efficient mechanism for performance optimization of variable-latency designs","author":"su","year":"2007","journal-title":"Proc Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587176"},{"key":"ref13","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc IEEE International Symposium on Integrated Circuits"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/MC.2004.1274006","article-title":"Speeding up processing with approximation circuits","volume":"37","author":"lu","year":"2004","journal-title":"Computer"},{"key":"ref3","first-page":"348","article-title":"Performance improvement with circuit-level speculation","author":"liu","year":"2000","journal-title":"Proc Intl Svmposium on Microarchitecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref5","article-title":"Opportunities and challenges for better than worst-case design","author":"austin","year":"2005","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"ref8","first-page":"664","article-title":"A new speculative addition architecture suitable for two's complement operations","author":"cuardo","year":"2009","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090937"},{"journal-title":"Computer Arithmetic Algorithms","year":"2002","author":"koren","key":"ref2"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"parhami","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450484"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081446.pdf?arnumber=6081446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T06:07:31Z","timestamp":1497938851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081446\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081446","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}